Resist Development
Future generations of computer chips will be manufactured with stringent requirements on three parameters: Resolution, Sensitivity, and Line Edge Roughness (LER). All three must be met and balanced, or the chips cannot be made. The following table summarizes the goals for each as laid out in the 2007 ITRS Roadmap:
| Year | Resolution | LER | Sensitivity |
|---|---|---|---|
| 2013 | 32-nm half pitch (21-nm iso) | 1.2 nm | 10 mJ/cm2 |
| 2016 | 22-nm half pitch (15-nm iso) | 0.8 nm | 10 mJ/cm2 |
| 2019 | 16-nm half pitch (11-nm iso) | 0.6 nm | 10 mJ/cm2 |
| 45 nm HP | 40 nm HP | 35 nm HP | 30 nm HP | |
|---|---|---|---|---|
| 1:1 | Resist E 80-nm film thickness |
|||
| 1:1.5 |
| 24 nm HP | 22 nm HP | 20 nm HP | |||
|---|---|---|---|---|---|
| 30 nm 1:1 contacts |
|||||
To characterize the performance of resists, systematic contact and corner resist blur metrics have been developed. Steady improvements in resist performance can be seen by comparing these metrics over time:

In contrast to the impressive improvements in resolution, line edge roughness (LER) remains the most difficult challenge facing EUV resists. This can be visualized by comparing LER to sensitivity for various resists to the target of LER < 1.2 nm at 5 mJ/cm2 on 32 nm dense nodes:

- Login to post comments

